We report the demonstration of a novel sub-100 nm CMOS technology with ~trained-Sio.,~Ge~,2~/Si heterostructure channels formed by ultra-high-vacuum chemicalvapor-deposition (UHV-CVD). The incorporation of 24% Ge in the channel provides a 25% enhancement in PMOSFET drive current for channel lengths down to 0.1 pm. Enhancement in NMOSFET drive current is concomitantly observed for channel lengths below 0.4 pm.
INTRODUCTION
Significant improvements in the performance of CMOS technology have historically been attained through aggressive device scaling. Scaling trends will be extremely difficult to maintain unless new materials and device structures are introduced. An attractive approach for further improvement of CMOS transistor performance exploits strain-induced band-structure modification [ 13 and mobility enhancement to increase the drive current. Enhanced electron mobility in Si under biaxial tensile strain [2] and enhanced hole mobility in SiGe under biaxial compressive strain have been reported [3] . However, the design of a CMOS process combining both tensily-strained Si for NMOSFETs and a compressivelystrained SiGe for PMOSFETs presents a formidable technological challenge. Many designs of strained layers for transistor fabrication utilize thick buffer layers or complex multi-layer structures [4] which might not be easily or economically integrated into a conventional CMOS process. In this paper, we present a simple but novel sub-100 nm SiGe-channel CMOS technology that provides enhanced drive current for both N-and P-channel devices. channel layer, and finally a top-most 5 nm Si cap layer. On a control wafer, Si was grown instead of SiGe in the middle layer. The Ge mole fraction x was determined to be 0.24 from X-ray diffraction analysis performed on a separate test wafer. For x = 0.24, the critical thickness of the SiGe film is 10 nm [5] . The device design is such that the strained SiGe layer is thick enough to contain most of the inversion charge in the PMOSFETs, but not thicker than the critical thickness above which the SiGe layer is metastable. Metastable films potentially relax during high-temperature processing. The Si cap thickness was reduced to 4 nm after a thermal oxidation step that grew 1.8 nm of gate oxide. The Si cap serves to provide good Si/Si02 interface quality, and avoids problems associated with a poor thermal oxide directly grown on SiGe.
150 nm of undoped poly-Si was then deposited. Gate patterning employed optical lithography, photo-resist ashing, and plasma-etching to reliably obtain sub-100 nm feature sizes. This was followed by source-drain extension implants (7 keV As for NMOS,' 5 keV BF2 for PMOS, each of dose 4x1 0'4 cm'2) and silicon nitride spacer formation. The spacer width was 100 nm (see inset of Fig. 1 ). Source and drain implantation for N-and P-MOS devices was then performed.
A 950°C 30s rapid thermal anneal (RTA) was used to activate the dopants. While strain relaxation in the SiGe film during dopant activation was a concern in earlier works which led to the use of conservative annealing conditions, the epitaxiallayer design used in this work is compatible with RTA processing conditions typically employed in advanced CMOS PMOSFET NMOSFET
DEVICE FABRICATION
A dual-poly-Si-gate twin-retrograde-well CMOS process with LOCOS isolation was used (Fig. 1) . After LOCOS processing, high-energy phosphorus (380 keV) and boron (190 keV) implants formed the retrograde-wells for PMOS and NMOS, -respectively. Threshold-adjust and punch-I I through imulants for both P-and N-MOS were also Y performed. Selective epitaxy using UHv-cvD was then used to grow an undoped tri-layer in the active regions: firstly a nm Si buffer layer, secondly a 10 nm sbained-Si0.76Ge0.24 technologies. The use of RTA instead of a long anneal at lower temperature is important for the formation of ultrashallow junctions in sub-100 nm transistors. Finally, passivation, contact-hole etch, metal deposition (Al/TiN/Ti), and metal patterning steps were performed to complete device fabrication.
RESULTS AND DISCUSSION

A. Electronic Structures and Energy-Band Diagrams
It is imperative to review the effect of strain on the bandstructures of SiGe before we examine the electrical characteristics. In Fig. 2(a) , we show the heavy-hole (HH), light-hole (LH), and spin-orbit split-off (SO) bands of bulk Si and strained-Si0.7~Ge~,~~ calculated using the k p method, where SiGe also become non-degenerate at the r point. Fig. 2(b) illustrates the effect of biaxial compressive strain on the conduction band. It lifts the six-fold degeneracy in the conduction band, lowering the four in-plane valleys (&) with respect to the two perpendicular valleys (A2). Electrons therefore preferentially occupy the lower-energy valleys (A,) where the in-plane transport mass is higher. This effect is counter-acted by the presence of the energy-splitting AE which suppresses inter-valley phonon-carrier scattering and is expected to increase the low-field mobility. AE is -155 meV for Si0.~6Ge0.24/Si. In addition, the strain-induced energy splitting, in the case of Si under biaxial tension, has been reported to result in suppression of carrier scattering due to reduced final density-of-states, leading to enhanced electron transport under high lateral field [7] . The energy-band diagrams of the SiGe-channel MOSFETs are shown in Fig. 3 . Nearly all of the band-gap difference between Si0.76Ge0.24 and Si appears in the valence band. As a result, the majority of the holes in the PMOSFET inversion-layer are confined in the SiGe-channel where the hole mobility is enhanced ( Fig. 3(a) ). Enhancement of hole mobility arises primarily because of the reduced effective-mass in the top-most valence band. Since the Si cap is thinner than the-typical thickness of the inversion layer, a substantial fraction of the channel electrons in the NMOSFET resides in the SiGe layer ( Fig. 3(b) ).
B. Capacitance-Voltage Characteristics
The C-V plot for the SiGe-channel PMOSFET (Fig. 4 ) reveals that the electrical oxide thickness tOx is 1.86 nm in the accumulation regime. When the SiGe-channel PMOSFET is biased into inversion, the inversion layer first forms in the 32.5.2 biases, e.g. VGs < -2.5 V, the Si-cap eventually gets inverted and screens the inversion layer in SiGe.
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C. Transistor Characteristics
The drain currents of SiGe-and Si-channel transistors are compared in Fig. 5 . A 25% enhancement in PMOSFET drive current (defined at IVGS -VTH [ = 2.0 V, IVDs I = 2.5V) is achieved at 0.1 pm channel length with the use of SiGechannel. This is due to the hole mobility enhancement (Fig.  6(a) ) and possibly enhanced high-field transport as well. It is known that the benefits of an improved mobility diminishes as the channel length is reduced, because high-field and transient transport properties are expected to dominate the characteristics of deep-submicron transistors. The fact that a 25% PMOSFET drive current enhancement is observed for all channel lengths down to 100 nm ( Fig. 7(a) ) suggests that a higher effective saturation velocity andor a longer energy relaxation time (average time constant associated with energy scattering processes) might be needed to explain our observation. The suppression of carrier scattering is linked to the change in density-of-states which leads to a reduction in the available final states for carrier scattering. In Fig. 7(b) , the drive currents of the NMOSFETs are compared. SiGechannel NMOSFETs show enhanced drive current as compared to Si-channel NMOSFETs, for channel lengths below 0.4 pm. At longer-channel lengths, however, the SiGe-channel NMOSFETs show lower drive current. One possible explanation for this is as follows. The energy splitting AE in the conduction band reduces inter-valley scattering and leads to a slightly higher optical-phononlimited carrier saturation velocity. Thus, short-channel dev- ices show improved saturation current. Drive currents in long-channel devices are lower due to the heavier effective mass and lower mobility of the A4 band. Channel Length L (pm) Figure 9 . VTH versus channel length. Good control of the short-channel effects is observed from the negligible VTH roll-off down to 100 nm channel length.
turn-off characteristics. The low off-state leakage for the SiGe-channel transistors suggests that despite the smaller bandgap of SiGe, the reverse saturation current of the drainsubstrate junction is not excessive. This is also an indication of the low dislocation density of the strained epitaxial layer. The smaller IVTH] for the SiGe-channel PMOSFET is mainly due to the -0.2 V valence-band offset between Si0.76Ge0.24 and Si, and partly due to the higher solid solubility of boron in SiGe. No attempt was made to match the VTH of the devices in this experiment. Fig. 9 plots the threshold voltage VTH versus L. The excellent control of short-channel effects demonstrates that dopants from the wells have diffused upwards to the undoped epi-layers for both N-and P-wells. The subthreshold swing STH of the SiGe-channel PMOSFETs is slightly higher compared to the Si-channel PMOSFETs (Fig. 10) because the inversion-charge centroid is further away from the gate. This can be improved by using a thinner Si cap. NMOSFETs have comparable swings. Short-channel effects are well-controlled with the punch-through implant, as evident from the negligible VTH roll-off down to L = 100 nm, and from the small drain-induced barrier-lowering (Fig. 1 1) .
CONCLUSION
A novel strained-SiGe-channel CMOS technology has been demonstrated. By incorporating a strained Sio.,6Geo.24 layer with a thin Si-cap layer in the channel, significant enhancement in drive current is obtained in both N-and P- DIBL is defined as the change in VT// when lVDs I is changed from 0.05 V to V
